


Potential of EUV for high volume manufacturing of DRAM

Changmoon Lim Research fellow/ SK hynix

Traditionally, k1 race has driven by DRAM industry





Scaling competitiveness has been a key success factor in DRAM industry
Generally agreed understanding exists on the k1 limit of 193nm immersion single patterning, but, much questions left on EUV still

Multiple patterning and era of etch technology




Proliferation of multiple patterning Various multiplication patterning techniques developed and removed the physical limit of lithographic resolution Spacer Patterning SADP LELE Patterning Directed Self Assembly Cumellae

Now, the question is not, "is it possible to make patterns?", but, "what is the best way of making patterns?"

Changmoon Lim, SPIE advanced lithography 2015

× presentation in SPIE AL 2015

Fab equipment market share by type




**Source: SEMI/SEAJ, WWSEMS

Lithography era will return with EUV taking off



Total number of shipped EUV systems

• EUV HVM trend




※Eric Verhoeven (ASML, SPIE AL 2021)0


EUV adoption in logic and DRAM sector drives the returning of single patterning
Later adoption in DRAM than logic doesn't mean that difference in design rule, there are more than what the node numbers tell...

Why Logic more enthusiastic than Memory on EUV We Do Technology | Sk hynix

Number of immersion mask steps



Pattern fidelity provides design freedom



※ Source: IMEC


Number of critical lithography steps increases moderately in DRAM without EUV
EUV provides significant design freedom in logic compared to DRAM

Patterning of DRAM



EUV single patterning

ArF immersion multi patterning



 Memory patterns by immersion multiple-patterning almost identical to EUV, similar appearances and qualities

Value of lithography



Economic value of lithography ∝ Number of bits produced per unit time

of bits on wafer ~ $\pi \times (150 \text{mm})^2$

gate pitch x bit-line pitch

where, number of bits

<u>A Throughput x bits on wafer</u>


Unit cell

(wafers/hour) (wafer area/ resolution²)

DRAM patterns not always periodic




Memory unit block architecture



X Jinhyuck Jeon(SK Hynix, SPIE AL 2014)


Core and periphery patterns



 Patterning challenge rises where periodicity is broken, such as in the edge of cell block and periphery area

Wafer fab; one of the most expensive real estate






※ B. Sluijk (ASML, Semi Korea STS 2016)


✓ Merit of device scaling is traded off by limited space of clean room floor

Red queen's race?



Wafer fab spending and wafer capacity trend of world-wide DRAM






× Presentation to analysts and investors by Nanya, 2017

✓ It's barely maintaining a status quo in wafer capacity with huge investment and expenditure on new fab building and equipment installation

Resolution of EUV

We Do Technology | SK hynix




✓ EUV resolution is not limited by process window... already in 2016, 0.33NA EUV could resolve arrayed holes down to below 18nm without sophisticated optimization of illumination and mask condition

It's not that simple to make a 16 Billion bits



 \checkmark 16x10⁹ holes or dots in a single chip and thousands of chips on a wafer




2021 EUVL Workshop

 \checkmark 32 cells outside of $\pm 6\sigma$ range is natural

It's before stochastics





	in	out	Outlier in 16G chip
±1σ	0.682689492	0.317310507	5.44 x 10 ⁹
±2σ	0.954499736	0.045500263	7.80 x 10 ⁸
±3σ	0.997300204	0.002699796	4.64 x 10 ⁷
±4σ	0.999936657	0.000063342	1.09 x 10 ⁶
±5σ	0.999999426	0.00000573	9,948
±6σ	0.99999998	0.00000002	32


✓ Reminded that Gaussian distribution is also called a Normal distribution

No Normal distribution in real world



Measured CD distribution along with number of measurements

X Courtesy of Inhwan Lee(SK hynix)



 Asymmetric tail distribution come from nonlinear dose behavior but outliers are just rare event characteristics with certain contribution from measurement
Control of CD distribution and uniformity in the end Number of photons can be counted at EUV



6.7 photons/nm² @ 10mJ/cm²

× Note) $E = h\nu = h\frac{c}{\lambda}$ h=6.63x10⁻³⁴ J·s c=3.0x10⁸ m/s

Photon shot noise or stochastics



Poisson distribution


From Wikipedia, the free encyclopedia

In probability theory and statistics, the **Poisson distribution** (/ pwa:son/; French pronunciation: [pwasɔ̃]), named after French mathematician Siméon Denis Poisson, is a discrete probability distribution that expresses the probability of a given number of events occurring in a fixed interval of time or space if these events occur with a known constant mean rate and independently of the time since the last event^[1]. The

When expectation value of countable event(ex., number of photons) is N, Standard deviation is N^{1/2}

 \sqrt{N} mean

Images by shot noise




※ https://en.wikipedia.org/wiki/Shot_noise#/media/File:Photon-noise.jpg

 ▶ 1σ base
of photons 100 → 100 ±10 (±10%) 10,000 → 10,000±100 (±1%)

 (N) : average number of photons per pixel

Consequence: Local CD variation vs. Dose






✓ Inverse relationship of Dose, NILS and CDU

Consequence in value of lithography?






✓ Dead END for EUV?
It has been our destiny, only we have not realized this way ...

And we have to do what we've done



ArFi hindsight



EUV foresight


X Jo Finders(ASML, SPIE AL 2021)

✓ Various technologies in every front have contributed to enhance resolution capability of immersion and it's time for EUV now


Increasing power and availability are prerequisite



Progress of EUV source power




Progress of machine availability



✓ Increasing wafer level EUV intensity faster than the rise in cost, plus, improvement in machine availability for HVM are the necessary

Is EUV a Good Lithography?

We Do Technology | SK hynix



EUV lithography can't be as good as ArF immersion!
Ultimate optimization and customized utilization are necessary!

SK Hynix's historical involvement on EUV



>14 years of engagement and 3 gen. scanners on site operation experience



'07, joined IMEC



2011, NXE3100



2014, NXE3300B





'21, NXE3400C

2021 EUVL Workshop

'18, NXE3400B

Finally on the start-line



SK hynix announces the Completion of M16 Plant Construction



SKhynix NEWSROOM

~~~ What's more special about M16 is its introduction of the extreme ultraviolet (EUV) lithography equipment for the first time in SK hynix. The company plans to grow this plant as a next-generation growth source based on the cutting-edge infrastructure. It plans to produce 1a nm DRAM products from the second half of this year by utilizing the EUV equipment. Also, the company plans to increase the utilization of this equipment in the future to further strengthen the technology leadership in the advanced processing of semiconductor memories. ~~~

#### Summary



#### Status



Sky after Typhoon (http://festival.jangheung.go.kr/)

#### Challenges



Google images





*New EUV fab open and preparation under-going to start T1a production from 2<sup>nd</sup> half of this year* 

*EUV technology will not be as perfect as immersion lithography for DRAM* (Stochastics, pellicle-less, tool...), *only limitless sophistication can makes it better lithography solution* 

*SK Hynix plan to use EUV to overcome scaling challenges and continue to develop sub 10nm DRAM onwards* 

http://spaceflight.nasa.gov/gallery/images/station/crew-6/hires/iss006e28068.jpg

Canopus taken from ISS 2021 EUVL Workshop



## Thank you for attention!

#### <u>Acknowledgements</u>

Inhwan Lee Taejun You Sunkeun Ji Seomin Kim Sunyoung Koo Taewoo Jung and all EUV TF members (SK hynix)