

EUV patterning improvement toward high-volume manufacturing

2015 International Workshop on EUV Lithography

Tokyo Electron Kyushu Ltd. / SPE process dept.

Y. Kuwahara, K. Matsunaga, K. Nafus, S. Kawakami

imec



P. Foubert, A-M. Goethals

Introduction


- **Extreme ultraviolet lithography (EUVL) technology is a promising candidate of semiconductor process for 18nm half pitch and beyond.**
It still requires fine resolution, uniform, smooth patterns and low defectivity, not only after lithography but also after the etch process.
- **Tokyo Electron Limited and imec are continuously collaborating to develop manufacturing quality POR processes to EUV with CLEAN TRACK™ LITHIUS Pro™Z-EUV.**
We evaluated defectivity at post lithography and post etch process.
New rinse material and application compatible with sub 18nm patterning is performed to prevent line pattern collapse on several resist materials, because rinse material compatibility with resist is concerned.

EUVL 32nm L/S Defects after Litho

Embedded Defect reduction is the Key Challenge





Yuhei Kuwahara/TEL – Philippe Foubert /imec et. al, SPIE 2014



✓ Coating related defects are still majority of the defectivity


Baseline Defectivity Result ADI&AEI




✓ After etch inspection is much more sensitive, post etch defect reduction need to be addressed.

After Etch Defect Model

Resist Film Defect



Under Layer Film Defect





✓ Coating related defect reduction is important to after etch defect reduction

Coating Defect Reduction by New Technologies at TEL in-house

Defect Inspection : KLA2900 (KLA-Tencor)


Before verification of pattern defect , executed preliminary test for coating defect reduction by new dispense system.



✓ New Function can reduce blanket coating defect for several materials


Evaluation of AEI Defect Reduction

Experiment Flow




✓ Root cause of AEI defects are investigated by using coating defect reduction technologies.


AEI Defect Reduction Result



AEI Defect Images



Total 97%
Reduction







Total 84%
Reduction

- ✓ Defectivity is drastically improved by New Function, AEI defectivity is sensitive with coating defect.
- ✓ Micro bridge and Embedded defect reduction is main contributor.

Pattern Collapse Mitigation

Defect Budget SPIE2014

- underlayer/SI
- micro bridge
- residue
- embedded
- protrusion
- collapse



$$\sigma = 6\gamma \cos\theta / D \times (h/W)^2$$



- σ ; The maximum stress which works to pattern
- γ ; Surface tension of rinse
- θ ; Contact angle
- h ; Height of pattern
- D ; Space of pattern
- W ; Width of pattern
- h/W ; Aspect ratio

N. Namatsu *et. al.*, *Appl. Phys. Lett.* 66(20), pp.2655-2657, (1995)

- ✓ Approach to tackle this challenge
 - Surface tension reduction by introducing a New 'FIRM™ Material'
- ✓ Check the resist compatibility below 20nm pattern

FIRM™ Rinse Material Evaluation

20nmHP of Resist-B



No collapses

Unavailable pattern
(collapse, no resolution, melt)







※Extreme™ is a registered trademark of AZ Electronic Materials.



	smallest CD [nm]	Δ CD from DIW [nm]	LWR [nm]
DIW	17.6	-	7.1
Extreme™10	16.8	1.0	6.8
Extreme™ A	15.2	-0.2	7.2

- ✓ Extreme™ A has
- best smallest CD without pattern collapse.
 - Smaller CD change from DIW process than Extreme™ 10

FIRM™ Rinse Material Resist

Compatibility below 20nm Pattern

Half pitch / Resist	DIW	Extreme™10	Extreme™ A
HP 18nm / Resist -D Dose → Focus ↓	 <p>Available:16</p>	 <p>Available:27</p>	 <p>Available: 27</p>
HP 17nm / Resist-E Dose → Focus ↓	 <p>Available:8</p>	 <p>Available:9</p>	 <p>Available: 8</p>

-  No collapses
-  Unavailable pattern (collapse, no resolution, melt)

✓ **Extreme™ A shows pattern collapse mitigation for**

- Below 20nm pattern
- Several resist materials



		smallest CD [nm]	Δ CD [nm]	LWR [nm]
HP 18nm / Resist-D	DIW	16.7	-	6.9
	Extreme™10	16.0	1.7	6.4
	Extreme™ A	14.9	0.4	6.9
HP 17nm / Resist-E	DIW	16.2	-	8.5
	Extreme™10	17.6	1.2	8.0
	Extreme™ A	15.2	0.1	8.2

18nm HP Process Window and X-section SEM with Resist-E

18nm HP Process Window

CD±5%	DIW Rinse	Extreme™10	Extreme™A
Max EL	4.3%	8.9%	6.9%
Max DoF	80nm	80nm	280nm
Dose to Size	36.3(mJ/cm ²)	38.3(mJ/cm ²)	36.2(mJ/cm ²)

18nm HP X-section




✓ Extreme™ A achieved


- greater process window than Extreme10
- no significant impact to pattern profile and thickness

L16nm P36nm with Extreme™A and Resist-E

FIRM Extreme™10



FIRM Extreme™A



0% **Standing Ratio** 100%

✓ Pattern collapse is completely mitigated by FIRM Extreme™A on 16nm line pattern.

Conclusion

- ✓ Defect reduction is key for the EUV manufacturing, especially post etch defectivity.
- ✓ Post Etch defectivity is reduced 85% by using New Function.
- ✓ Pattern collapse is one of the critical issue of the EUV lithography.
- ✓ FIRM ExtremeTMA has demonstrated greater pattern collapse mitigation and process window enhancement on even below 20nm HP pattern.
- ✓ In addition, FIRM ExtremeTMA has great compatibility with several imec POR materials.

Acknowledgement

- **The authors would like to extend their appreciation to**
 - Tokyo Electron Kyushu Ltd. SPE Process Technology department
 - Tokyo Electron Europe Ltd. service team
 - Tokyo Electron Miyagi Ltd. Product engineering

imec

